### INTEGRATED CIRCUITS

# DATA SHEET

## 74ALVC164245

16-bit dual supply translating transceiver (3-State)

Product specification Supersedes data of 1995 Jul 01 IC24 Data Handbook





### 16-bit dual supply translating transceiver (3-State)

74ALVC164245

#### **FEATURES**

Wide supply voltage range

- A port: 1.2 to 3.6V - B port: 1.2 to 5.5V

Complies with JEDEC standard no. 8-1A

Control inputs voltage range from 2.7V to 5.5V

CMOS low power consumption

Direct interface with TTL levels

#### DESCRIPTION

The 74ALVC164245 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74ALVC164245 is a 16-bit (dual-octal) translating transceiver and is designed to interface between a 5V bus and 3V bus in a mixed 3V/5V supply environment. This device can be used as two 8-bit transceivers or one 16-bit transceiver. The direction control inputs (1DIR, 2DIR) determine the direction of the data flow. nDIR (active HIGH) enables data from nA ports to nB ports. nDIR (active LOW) enables data from nB ports to nA ports. The output enable inputs (1<del>OE</del>, 2<del>OE</del>), when HIGH, disable both nA and nB ports by placing them in a high impedance OFF-state. The nB ports interface with the 5V bus. The nA ports interface with the 3V bus. In suspend mode, when one of the supply voltages is zero, there will be no current flow from the non zero supply towards the zero supply.  $V_{CC1} \ge V_{CC2}$  (except in suspend mode).

### **QUICK REFERENCE DATA**

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nA to nB nB to nA	$C_L = 50pF$ $V_{CC1} = 5.0V$ $V_{CC2} = 3.3V$	3.7 3.1	ns
C <sub>I</sub>	Input capacitance		5	pF
C <sub>I/O</sub>	Input/output capacitance		10	pF
C <sub>PD</sub>	Power dissipation capacitance	$V_I = GND \text{ to } V_{CC}^1$	20	pF

#### NOTES:

$$\begin{split} P_D &= C_{PD} \times V_{CC}{}^2 \times f_i + \Sigma \left( C_L \times V_{CC}{}^2 \times f_0 \right) \text{ where:} \\ f_i &= \text{input frequency in MHz; } C_L = \text{output load capacity in pF;} \end{split}$$

f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	–40°C to +85°C	74ALVC164245 DL	AC164245 DL	SOT370-1
48-Pin Plastic TSSOP Type II	−40°C to +85°C	74ALVC164245 DGG	AC164245 DGG	SOT362-1


<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $<sup>\</sup>Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

### 16-bit dual supply translating transceiver (3-State)

### 74ALVC164245


#### **PIN CONFIGURATION**



### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION		
1	1DIR	Direction control		
2, 3, 5, 6, 8, 9, 11, 12	1B0 to 1B7	Data inputs/outputs		
4, 10, 15, 21, 28, 34, 39, 45	GND	GND		
7, 18	V <sub>CC1</sub>	Positive supply voltage (5V bus)		
13, 14, 16, 17, 19, 20, 22, 23	2B0 to 2B7	Data inputs/outputs		
24	2DIR	Direction control		
25	2 <del>OE</del>	Output enable input (active LOW)		
26, 27, 29, 30, 32, 33, 35, 36	2A7 to 2A0	Data inputs/outputs		
31, 42	V <sub>CC2</sub>	Positive supply voltage (3V bus)		
37, 38, 40, 41, 43, 44, 46, 47	1A7 to 1A0	Data inputs/outputs		
48	1 <del>OE</del>	Output enable input (active LOW)		

### **LOGIC SYMBOL**



### **FUNCTION TABLE**


INP	JTS	OUTF	PUTS
nOE	nDIR	nAn	nBn
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

= HIGH voltage level L = LOW voltage level

= don't care

X Z = high impedance OFF-state

### LOGIC SYMBOL (IEEE/IEC)



### 16-bit dual supply translating transceiver (3-State)

74ALVC164245

### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC1</sub>	DC supply voltage (B Port)		-0.5 to +6.0	V
V <sub>CC2</sub>	DC supply voltage (A Port)		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
VI	DC input voltage	Note 3	-0.5 to +5.5	V
V <sub>I/O</sub>	DC input voltage range for I/Os		–0.5 to V <sub>CC</sub> +0.5	V
I <sub>OK</sub>	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
Vo	DC output voltage	Note 3	–0.5 to V <sub>CC</sub> +0.5	V
Io	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		± 100	mA
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C
P <sub>TOT</sub>	Power dissipation per package -plastic medium-shrink SO (SSOP) -plastic mini-pack (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

#### NOTES

### **RECOMMENDED OPERATING CONDITIONS**

OVMDOL	DARAMETER	CONDITIONS	LIN	IITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
V <sub>CC1</sub>	DC supply voltage (for max. speed performance) (B Port)	V <sub>CC1</sub> ≥ V <sub>CC2</sub>	2.7	5.5	V	
V <sub>CC2</sub>	DC supply voltage (for max. speed performance) (A Port)	V <sub>CC1</sub> ≥ V <sub>CC2</sub>	2.7	3.6	V	
V <sub>CC1</sub>	DC supply voltage (for low-voltage applications) (B Port)	V <sub>CC1</sub> ≥ V <sub>CC2</sub>	1.5	5.5	V	
V <sub>CC2</sub>	DC supply voltage (for low-voltage applications) (A Port)	V <sub>CC1</sub> ≥ V <sub>CC2</sub>	1.5	3.6	V	
V <sub>I</sub>	DC Input voltage range		0	5.5	V	
V <sub>I/O</sub>	DC Input voltage range for I/Os	A Port	0	V <sub>CC2</sub>	V	
V <sub>I/O</sub>	DC Output voltage range for I/Os	B Port	0	V <sub>CC1</sub>	V	
V <sub>0</sub>	DC Output voltage range	A Port	0	V <sub>CC2</sub>	V	
V <sub>0</sub>	DC Output voltage range	B Port	0	V <sub>CC1</sub>	V	
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C	
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC2} = 2.7 \text{ to } 3.0 \text{V}$ $V_{CC2} = 3.0 \text{ to } 3.6 \text{V}$ $V_{CC1} = 3.0 \text{ to } 4.5 \text{V}$ $V_{CC1} = 4.5 \text{ to } 5.5 \text{V}$	0 0 0 0	20 10 20 10	ns/V	

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

<sup>3.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 16-bit dual supply translating transceiver (3-State)

### 74ALVC164245

### DC ELECTRICAL CHARACTERISTICS

				L	IMITS		
SYMBOL	PARAMETER	TEST CONDITIO	NS	Temp = -	-40°C to +85°C		UNIT
						TYP <sup>1</sup> MAX	
V <sub>IH</sub>	HIGH level Input voltage (B Port)	V <sub>CC</sub> = 4.5 to 5.5V (Note 2)		2.0			V
VIH	HIGH level Input voltage (A Port)	V <sub>CC</sub> = 2.7 to 3.6V (Note 2)		2.0			1
V <sub>IL</sub>	LOW level Input voltage (B Port)	V <sub>CC</sub> = 4.5 to 5.5V (Note 2)				0.8	V
۷IL	LOW level Input voltage (A Port)	V <sub>CC</sub> = 2.7 to 3.6V (Note 2)				0.8	1
		$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	100μΑ	V <sub>CC</sub> -0.2	V <sub>CC</sub>		
	HIGH level output voltage (B Port)	$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	: –24mA	V <sub>CC</sub> -0.8			1
\/-··		$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	: –12mA	V <sub>CC</sub> -0.5			
V <sub>OH</sub>		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	100μΑ	V <sub>CC</sub> -0.2			1
	HIGH level output voltage (A Port)	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	V <sub>CC</sub> -1.0			]	
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	V <sub>CC</sub> -0.6	V <sub>CC</sub>		1	
		$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	= 100μA			0.20	
	LOW level output voltage (B Port)	$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = V_{IH}$			0.55	1	
\/		$V_{CC} = 4.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	: 12mA			0.40	
$V_{OL}$		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O :$			0.20	1 '	
	LOW level output voltage (A Port)	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$			0.55	1	
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O =$	= 12mA			0.40	1
ł <sub>l</sub>	Input leakage current	$V_{CC} = 3.6V; V_{I} = 5.5V \text{ or GND}$	Control pins		±0.1	±5	μΑ
I <sub>IHZ</sub> /I <sub>ILZ</sub>	Input current for common I/O pins (B Port)	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			± 0.1	±15	μΑ
'IHZ' ILZ	Input current for common I/O pins (A Port)	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND			± 0.1	±15	μΑ
loo	Quiescent supply current (B Port)	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND; I	O = 0		0.2	40	μΑ
Icc	Quiescent supply current (A Port)	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; I	O = 0		0.2	40	
Δl <sub>CC</sub>	Additional quiescent supply current per input pin (B Port)	$V_{CC} = 4.5 \text{V to } 5.5 \text{V}; V_{I} = V_{CC} - C$	0.6V; I <sub>O</sub> = 0		5	500	μА
<u> Дісс</u>	Additional quiescent supply current per control pin (A Port)	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - C$	0.6V; I <sub>O</sub> = 0		5	500	μΛ

**NOTES:**1. All typical values are at  $V_{CC1} = 5.0V$ ,  $V_{CC2} = 3.3V$  and  $T_{amb} = 25^{\circ}C$ .
2. If  $V_{CC2} < 2.7V$ , the switching levels at all inputs are not TTL compatible.

### 16-bit dual supply translating transceiver (3-State)

### 74ALVC164245

#### **AC CHARACTERISTICS**

GND = 0V;  $t_R = t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				LIM	ITS		
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC1</sub> = 5. V <sub>CC2</sub> = 3.	0V ±0.5V 3V ±0.3V	V <sub>CC1</sub> = 5. V <sub>CC2</sub> :	0V ±0.5V = 2.7V	UNIT
			MIN	MAX	MIN	MAX	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay nAn to nBn	1	1	5.8		5.9	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay nBn to nAn	1	1.2	5.8		6.7	ns
<sup>t</sup> PZH t <sub>PZL</sub>	3-State output enable time nOE to nAn	2	1	8.9		9.3	ns
<sup>t</sup> PZH t <sub>PZL</sub>	3-State output enable time nOE to nBn	2	2.1	9.5		9.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	3-State output disable time nOE to nAn	2	2	9.1		10.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	3-State output disable time nOE to nBn	2	2.9	8.6		9	ns

#### NOTE:

- 1. All typical values are at  $V_{CC1}$  = 5.0V,  $V_{CC2}$  = 3.3V and  $T_{amb}$  = 25°C.
- 2. All typical values are at  $V_{CC1} = 5.0V$ ,  $V_{CC2} = 2.7V$  and  $T_{amb} = 25^{\circ}C$ .


### **AC WAVEFORMS**

 $V_M = 1.5V$  at  $V_{CC} \le 3.6V$ 


 $V_{M} = 0.5 * V_{CC1} \text{ at } V_{CC1} \ge 4.5V.$ 

 $V_X = V_{OL} + 0.3V$  at  $V_{CC} \le 3.6V$   $V_X = V_{OL} + 0.1 * (V_{OH} - V_{OL})$  at  $V_{CC1} \ge 4.5V$ 

 $V_{Y} = V_{OH} - 0.3V$  at  $V_{CC} \le 3.6V$   $V_{Y} = V_{OH} - 0.1 * (V_{OH} - V_{OL})$  at  $V_{CC1} \ge 4.5V$   $V_{OL}$  and  $V_{OH}$  are the typical output voltage drops that occur with the output load.




Waveform 1. Input (nAn,nBn) to output (nBn, nAn) propagation delays




Waveform 2. 3-State enable and disable times

### 16-bit dual supply translating transceiver (3-State)

### 74ALVC164245




Waveform 3. Supply operating area



Waveform 4. Propagation delay as a function of the supply voltage,  $V_{CC2}$ 

### **TEST CIRCUIT**



### Test Circuit for 3-State Outputs

### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 * V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CC1</sub>	$V_{CC2}$	VI
< 2.7V	< 2.7V	V <sub>CC</sub>
2.7 – 5.5V	2.7 – 3.6V	2.7V

### **DEFINITIONS**

R<sub>L</sub> = Load resistor

 $C_L$  = Load capacitance includes jig and probe capacitance

 $R_T = \mbox{Termination}$  resistance should be equal to  $Z_{OUT}$  of pulse generators.

SW00330


Waveform 5. Load circuitry for switching times

### 16-bit dual supply translating transceiver (3-State)

### 74ALVCH164245

### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT370-1		MO-118AA			<del>93-11-02</del> 95-02-04

### 16-bit dual supply translating transceiver (3-State)

### 74ALVCH164245

### TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT362-1		MO-153ED				<del>-93-02-03</del> 95-02-10	

16-bit dual supply translating transceiver (3-State)

74ALVCH164245

**NOTES** 

16-bit dual supply translating transceiver (3-State)

74ALVCH164245

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 08-98

Document order number: 9397-750-04564

Let's make things better.

Philips Semiconductors



